



















Wrocław University of Technology Master programmes in English at Wrocław University of Technology
Phase-Locked Loop
$\alpha - \varphi = \frac{f_1 - f_0}{Ac k_f k_{\varphi}} \qquad \alpha = \frac{V_{\alpha}}{k_{-}} = -\varphi$
$\varphi = \int_{0}^{t} \omega_2 d\tilde{t} - \int_{0}^{t} \omega_1 d\tilde{t} = \int_{0}^{t} \Delta \omega d\tilde{t} \qquad \Delta \omega(t) = \Delta \omega \cos \omega_m t$
$\varphi(t) = \frac{\Delta \omega}{\omega_m} \sin \omega_m t$ $\frac{\varphi}{\Delta \omega} = \frac{1}{j\omega_m}$
$As = \frac{V_{\varphi}}{V_f} = \frac{2\pi k_f k_{\varphi}}{j\omega_m} = \frac{k_f k_{\varphi}}{jf_m}$
HILANA CAPITAL Halan de Karlande Halan de Karlande Halant de Karlande fan de fan De Andersjon fan de Karlande







































































	D	haca	Loc	zod I	oon
	L	nase	LUU	Neu L	ooh
Sa	mple-and	d-Hold	Circu	it as a P	hase Detecto
	Туре	Manufacturer	Technology	Frequency	Principle
	Phase detectors, PL	)			
	AD 8343	Analog D.	Bipolar	2500 MHz	analog multiplier
	AD 9100	Analog D.	Bipolar	200 MHz	sample-hold
	AD 9901	Analog D.	TTL/ECL	200 MHz	phase/frequ. det.
	MAX 9382	Maxim	PECL	450 MHz	phase/frequ. det.
	LF 398	National	Bifet	0.3 MHz	sample-hold
	MC 100EP 140	On Semi.	ECL	2000 MHz	phase/frequ. det
	Voltage-controlled	oscillators, VCOs			
	F100	Fuiitsu	CMOS	30 MHz	piezo-oscillator
	VC 80	Fujitsu	Bipolar	2500 MHz	LC-oscillator
	LTC 1799	Lin. Tech.	CMOS	33 MHz	multivibrator
	LTC 6905	Lin. Tech.	CMOS	170 MHz	multivibrator
	MAX 2609	Maxim	PECL	600 MHz	LC-oscillator
	MAX 2754	Maxim	Bipolar	1200 MHz	LC-oscillator
	MC 100 EL 1648	On Semi.	ECL	1100 MHz	LC-oscillator
	74 LS624	Texas I.	TIL	20 MHz	Multivibrator
	VFC 110	Texas I.	Bipolar	4 MHz	$V \rightarrow f$ converter

	Phase	-I ock	od I oo	n
	1 1145	C-LUCK	cu Looj	
Sample	-and-Ho	ld Circuit	as a Phas	e Detector
~ <b>r</b>				
Туре	Manufacturer	Technology	Frequency max	Principle
Phase-locked lo	ops, PLLs			
74 HC 4046	many	CMOS	20 MHz	PD+VCO
AD 800	Analog D.	ECL	155 MHz	PD+VCO
AD 9540	Analog D.	PECL	655 MHz	PD+DDS+divider
CY 22394	Cypress	PECL/CMOS	400 MHz	PD+VCO+divider
CY 7B9940	Cypress	LVTTL	200 MHz	PD+VCO+divider
MPC 9331	Freescale	CMOS	240 MHz	PD+VCO+divider
spclock 5500	Lattice	LVTTL	320 MHz	PD+VCO+divider
LMX 2325	National	BiCMOS	2500 MHz	PD+VCO+divider
NBC 12430	On Semi.	PECL	800 MHz	PD+VCO+divider
FLC 2932	Texas I.	TTL	32 MHz	PD+VCO















2	1046 features	
Feature	Detector I (exor)	Detector II
Lack of input signal	f <sub>wyj</sub> =f <sub>o</sub>	f <sub>wyj</sub> =f <sub>min</sub>
Phase shift on output	90deg for $f_0$ 0 to 180 in the range of $2f_T$	Odeg
Harmonic synchronization	synchronize	No synchronization
Immunity t noise	high	low
2f <sub>T</sub> (lock range)	f <sub>max</sub> - f <sub>m</sub>	in
2f <sub>c</sub> (capture range)	$f_{C} < f_{T}$ (depends on filter)	$f_c = f_T$





















































